当前位置: 首页 > >

AX88760_REFERENCE_SCHEMATIC

发布时间:

5

4

3

2

1

AX88760 Reference Schematic System Block
D D

PAGE2 PAGE3
93C56 or 93C66 EEPROM 12MHz crystal LED reset Upstream USB Port Downstream USB Ports DSPORT1 RJ-45 Connector + Tranformer DSPORT2 DSPORT3

12MHz crystal

5V DC Power JACK

5V to 3.3V Regulator

AX88760
C

25MHz crystal

by-pass capacitor

C

VCC3_3 and AVCC3_3

VCC1_8 and AVCC1_8

Individual Mode

B

Note: 1.Please refer to AX88760 USB-to-LAN Application Design Note for more AX88760 PCB layout design notes. 2.Please contact ASIX Support (support@asix.com.tw) to get AX88760 EEPROM User Guide for more details about AX88760 EEPROM setting. 3.Please deliver us your AX88760 schematic and AX88760 EEPROM data file for further review.
ASIX ELECTRONICS CORPORATION
Title Size B Date:
5 4 3 2

B

A

A

AX88760 Reference Schematic Document Number System Block Thursday, January 21, 2010 Sheet
1

Rev 1.00 1 of 4

5

4

3

2

1

R30 R3 R2

DM0 DP0 DM1 DP1 DM2 DP2 DM3 DP3 OVCUR1# OVCUR2# OVCUR3# PSELF RESET# VCC3_3 GND

DM0 DP0 DM1 DP1 DM2 DP2 DM3 DP3 OVCUR1# OVCUR2# OVCUR3# PSELF RESET# VCC3_3 GND

93C56 or 93C66 EEPROM
VCC3_3

*Note2-1

VCC3_3 VCC3_3 NC,10K NC,10K NC,10K

VCC3_3

R41 4.7K U4 8 7 6 5 1 2 3 4 R35 33R EECS EECK EEDIO R36 R4 R1 330R 330R 330R D4 D2

R47 R40

C44 0.1uF

VCC CS NC SK ORG DI GND DO AT93C66A

*Note2-10
GREEN1 LED_G LED_G D1 LED_G AVCC3_3 RESET# R20 680R 1% VCC1_8 DP2 DM2 GREEN2 GREEN3

R37 R29

330R LED_R 330R LED_O 330R LED_Y 330R LED_G

D8 D6 D5 D3

USB_LED FDX_LED SPEED_LED LINK_LED

D

Reference Transformer Part No. list YL2J201A YuTai Electronics Co.,LTD TEL:86-574-63620701,63621610 http;//www.yutai-elec.com EMAIL:nico_yu@yeah.net

D

12MHz +-30ppm Crystal for USB HUB Controller R12 NC,1M *Note2-2
X1 C15 20P Y2 1 4 2 3 C12 20P R10 0R X2 U2

AVCC3_3 VCC3_3 DP1 DM1

AVCC3_3

EEDIO EECS EECK DP0 DM0

*Note2-11 Optional
GPIO0 GPIO1 GPIO2 J4 1 3 5 CON6A 2 R44 4 R43 6 R42 4.7K 4.7K 4.7K

RJ-45 Connector + Tranformer (Turns Ratio 1CT:1CT, with auto-MDIX)
VCC3_3 C58 0.1uF

12M CRYSTAL NSK NXH-53 SMD

75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51

VCC3A3_PLL RESET_D_N RREF_U VCCK DP2 DM2 GND3A3_0 TEST0 TEST1 TEST2 VCC3A3_0 VCC3IO DP1 DM1 TCLK_EN TCLK_0 TCLK_1 EEDIO EECS EECK DP0 DM0 GND3A3_0 GND VCC3A3_0

R52 49.9R RXIN RXIP

R53 49.9R U1 8 7 6 5 4 3 2 1 9 10 S S

*Note2-8 12MHz +-30ppm Crystal for USB LAN Controller R9 NC,1M *Note2-2
XSCI C8 15P
C

27MHz_Clock_Source

R56

NC,0R

CLK1O

R16

NC,0R

Y1 1 4 2 3 R8 C5 15P 0R XSCO DM4 DP4

*Note2-7
R15 DM DP C47 NC,1pF

X1 VCC3_3 VCC1_8 X2 XSCI XSCO AVCC3_3 12.1K 1% DM DP AVCC3_3 DM3 DP3 AVCC3_3 DM4 DP4 AVCC1_8 XTL25I XTL25O

12M CRYSTAL NSK NXH-53 SMD

GND P4NREN RSET_BG VCC3A3 GND3A3 GND RXIP RXIN VCC18A TXOP TXON GND18A RESET_H_N TEST/SCL V18F VCC3R3_D GND3R3 GND OVCUR3_N VCCK GREEN3 LPEN GND VCC3R3_H GREEN2

25MHz +- 30ppm Crystal for Ethernet interface R14 1M 5% *Note2-3
XTL25I C16 33P Y3 1 4 2 3 C22 33P XTL25O

76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

GND3A3_PLL XTLI VCC3IO VCCK XTLO XSCI XSCO VCC33A_H GND33A_H GND RREF DM4_D DP4_D VCC33A_PLL GND33A_PLL DM3 DP3 VCC3A3_0 GND3A3_0 DM4_H DP4_H VCC18A XTL25I XTL25O GND18A

AX88760

VCCK GND 12MCKEN_N GPIO_0 12MCK GPIO_1 GPIO_2 GND GREEN1 SEL27_N VCCK PWREN1_N/SDA EXTWAKEUP_N OVCUR1_N BO4_LED OVCUR2_N GND GND PGANG VCCK ETHER_LK ETHER_SPEED ETHER_FULL PSELF VCC3IO

50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26

VCC1_8 GPIO0 R55 GPIO1 GPIO2 GREEN1 VCC1_8

*Note2-7
NC,22R CLK1O

*Note2-7 *Note2-8
R33 NC,4.7K

AVCC3_3

TXON TXOP R23 R21 49.9R

RXRX+ NC NC NC CT TXTX+ YL2J201A

C27 R27 4.7K OVCUR1# USB_LED OVCUR2# PGANG VCC1_8 LINK_LED SPEED_LED FDX_LED PSELF VCC3_3 1 J5 2 JUMPER R57 47K R31 NC,4.7K 1uF

C26 0.1uF

49.9R

C

C21 0.1uF

VCC3_3

Power and by-pass capacitors *Note2-6 For Individual mode
PGANG VCC1_8 AVCC1_8

AX88760

10K 12.1K 1% AVCC3_3

OVCUR3# VCC1_8 GREEN3 4.7K

RXIP RXIN AVCC1_8 TXOP TXON

25M CRYSTAL NSK NXH-53 SMD

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

C57 VCC3_3 GREEN2 D7 LED_R VCC3_3 R46 100K R45 0.1uF

C37 0.1uF

C38 0.1uF

C39 0.1uF

C24 0.1uF

C48 0.1uF

C51 0.1uF

C17 0.1uF

RESET#

VCC3_3 R54 R19 R22

3.3V & 1.8V Power Circuit
VCC3_3 L2
B

*Note2-4/*Note2-5
AVCC3_3 VCC1_8 AVCC1_8 L6 C29 0.1uF Tl160808U110 C55 4.7uF/10V C56 0.1uF

V18F VCC3_3

680R

VCC3_3

AVCC3_3

Tl160808U110 V18F C11 4.7uF/10V C7 C28 0.1uF 4.7uF/10V

*Note2-9
C52 0.1uF C31 0.1uF C36 0.1uF C54 0.1uF C50 0.1uF C23 0.1uF C34 0.1uF C25 0.1uF C20 0.1uF C49 0.1uF C19 0.1uF C18 0.1uF
B

C10 0.1uF

C9 4.7uF/10V

*Note2-1: The AX88760 supports 16-bit mode 93C56/93C66 EEPROM. *Note2-2: The 1M feedback resistor is not necessary for 12MHz crystal circuit because it has been integrated into AX88760. The reference 12MHz crystal is the NSK NXH-53 SMD 12MHz crystal with CL 16pF and ESR max. 90 Ohm. *Note2-3: The 1M feedback resistor is required for 25MHz crystal circuit. The reference 25MHz crystal is the NSK NXH-53 SMD 25MHz crystal with CL 20pF and ESR max. 70 Ohm.
A

*Note2-5: The analog powers and digital powers should be isolated with a Ferrite Bead (L2 and L6). *Note2-6: All power pins should be implemented with a by-pass capacitor, and the by-pass capacitors should be as close as the power pins. *Note2-7: Configure 12MCKEN_N pin to enable/disable 12MCK pin 12MHz clock output function 0 : Enable 12MCK pin 12 MHz clock output 1 : Disable 12MCK pin 12 MHz clock output (default) *Note2-8: Select 12MHz or 27MHz clock source 0 : The XTLI pin is connected to 27MHz clock source 1 : The XTLI/XTLO pins are connected to 12MHz crystal or the XTLI pin is connected to 12MHz clock source (default)

*Note2-9: AX88760 will disable the on-chip voltage regulator when the VCC3R3(pin16) was connected to GND. Please refer to Appendix A of AX88760 datasheet for more details. *Note2-10: Feature Limitation: Green 1 & Green 2 pull-high concurrently will enable vendor proprietary function that may affect system compatibility. System integrator should evade configuring both port #1 and #2 as non-removable by this strapping feature. *Note2-11: The GPIO0~GPIO2 signals can be floating directly if you don't have special requirements.
A

*Note2-4: AX88760 on-chip 3.3V to 1.8V regulator is a low dropout regulator (LDO), which requires some large external compensating capacitors on its input and output pins. The C9, C10, C28 and C29 capacitors are the compensating capacitors for the on-chip regulator.

ASIX ELECTRONICS CORPORATION
Title AX88760 Reference Schematic Size C Date: Document Number AX88760 schematic Thursday, January 21, 2010
1

Rev 1.00 Sheet 2 of 4

5

4

3

2

5

4

3

2

1

D

DM0 DP0 DM1 DP1 DM2 DP2 DM3 DP3 OVCUR1# OVCUR2# OVCUR3# PSELF RESET# VCC3_3 GND

DM0 DP0 DM1 DP1 DM2 DP2 DM3 DP3 OVCUR1# OVCUR2# OVCUR3# PSELF RESET# VCC3_3 GND

Reset Circuit
B_VCC

Upstream USB Port
B_VCC UP1 HAND1 VCC DD+ GND HAND2 R49 47K USB_B G1 1 2 3 4 G2 Tl160808U110 DM0 DP0 C60 C59 0.1uF L7

Downstream USB Ports
POLY-FUSE CIRCUIT
VCC5V 1 F3 2 6V750mA VDP1 R28 10K C32 Tl160808U110 C30 100uF/16V L4 G1 J3 HAND1 VCC DD+ GND HAND2 CON1 1 2 3 4 G2 R25 20K
D

R50 10K RESET#

4.7uF/16V

+

C33 0.1uF

0.1uF

DM1 DP1

C53 0.1uF

OVCUR1#

5V Power Circuit
C

J6 DC JACK

VCC5V

POLY-FUSE CIRCUIT
F2 2 6V750mA VDP2 R13 10K C13

NOTE: PLEASE USE 5V POWER SWITCH ADAPTER
VCC5V R38 510K L5 PSELF VCC5V Tl160808U110 C45 4.7uF/16V GND C46

L3 G1 Tl160808U110 C6 100uF/16V

U5

RT9161A-3.3V

J2 HAND1 VCC DD+ GND HAND2 CON2 1 2 3 4 G2

C

1

+

C4 0.1uF

VOUT

GND

0.1uF

DM2 DP2

VIN

1 2 3

Q1 FDN338P C43 C42 10uF/16V S G

OVCUR2# VCC3_3 C41 47uF/10V C40 0.1uF R11 20K

1

2

R39 4.7K

PSELF

0.1uF

*Note3-1

D

0.1uF

B_VCC

3

B

VCC5V

POLY-FUSE CIRCUIT
F1 2 6V750mA VDP3 R6 10K C3

B

L1 G1 Tl160808U110 C2 100uF/16V

J1 HAND1 VCC DD+ GND HAND2 CON3 1 2 3 4 G2

*Note3-1: For self-power applications, remove Q1 and pull high the PSELF signal to set AX88760 at self-power mode.

1

+

C1 0.1uF

0.1uF

DM3 DP3

OVCUR3# R5 20K

A

A

ASIX ELECTRONICS CORPORATION
Title Size B Date:
5 4 3 2

AX88760 Reference Schematic Document Number Power/Reset/USB Ports Thursday, January 21, 2010 Sheet
1

Rev 1.00 3 of 4

5

4

3

2

1

Revision History Revision
D

Date 2009/10/07

Comment 1.Initial Release.
D

V1.00

C

C

B

B

A

ASIX ELECTRONICS CORPORATION
Title Size A Date:
5 4 3

A

AX88760 Reference Schematic Document Number Revision History Thursday, January 21, 2010
2

Rev 1.00 Sheet 4
1

of

4




友情链接: